Abstract-This paper presents about the development of Software-as-a-Service tool for standard cell library characterization -ASCLIC. ASCLIC was created because many standard cell characterization software that exists are not easily accessible by public. Furthermore, it requires expensive paid license otherwise standard cell library characterization must be done manually. ASCLIC available as a web service that offers same function as another standard cell characterization. Simply upload netlist, model if available and configurations and the results will be emailed back to the user. Based on the results, the highest percentage changes for process technology of 130nm are 0.00172%, 1.92737% and 0.00198% of leakage power, internal power and timing respectively. In short, ASCLIC aims to give benefits to others especially educational institution for research purposes.
I. INTRODUCTION
In ASIC cell-based design, the timing and power of every predesigned cells in a library is modeled through characterization process. The timing and power model of each cells usually stored under a single file, which commonly known as liberty file. The liberty file contains characterization data in the form of look-up table for different values of input slew and output capacitance. A well characterized library could result more reliable pre-and post-layout design performance.
In a library that contains hundreds of standard cells, automatic library characterization tool is required to fasten the characterization process. The existing library characterization tools such as Synopsys SiliconSmart (previously known as Liberty NCX) [1] , Cadence Virtuoso Liberate (previously known as ELC) [2] , Silvaco AccuCell [3] , Nangate Library Characterizer [4] and LTI LibChar [5] are mostly commercialized and often inaccessible by academic researchers due to funding restriction. An open source library characterization tool like AutoLibGen [6] and LiChEn [7] should be developed. However, AutoLibGen is limited to Composite Current Source (CCS) model and only supports limited number of combinational cells [6] , while LiChEn is mainly focus on characterizing asynchronous cells [7] .
In this paper, another automation library characterization tool named ASCLIC that characterizes for Non-Linear Delay Model (NDLM) and Non-Linear Power Model (NLPM) was presented. Although CCS able to achieve higher accuracy below process technology below 90nm [8] [9] , but the advantages of NLDM are quicker and simpler in terms of simulation time and generating test-bench file respectively. Also, ASCLIC was developed to address the shortage in AutoLibGen such as able to characterize multi-inputs and multi-outputs combinational cells, characterizes partial sequential cells, and supports flexibility points of characterization. In addition, ASCLIC able to utilize single and multi cores systems efficiently. Different use cases were analyzed to measure the efficiency of multi cores environment which lead to noticeable performance improvement that reduce the simulation time.
The rest of the paper is organized as follows. Section II describes about the backend of ASCLIC tool, while Section III describes the development of frontend. The CPU benchmark will be presented in Section IV. Section V will discuss the results of ASCLIC such as its resource usage and library accuracy. The last section will be discussed about the conclusion and future work.
II. ASCLIC BACKEND DESIGN
ASCLIC backend characterization flow has divided into four main stages, which are input file reading, simulation, compilation and verification. Input parser was programmed in the beginning to read the configurations files and other inputs such as circuit netlists and transistor model files. Apart from that, the main characterization of the standard cells were based on the rest of the stages (i.e. simulation, compilation and verification) as illustrated in Fig. 1 .
A. Input Files
ASCLIC divides configuration files into two; the main and library configuration files. ASCLIC only accepts arguments for the main configuration file which ended with .conf extension. This main configuration file shows the path of other library configuration files. For example, a single main configuration file can include other .conf files for different library, technology or other configurations. All .conf file follows JavaScript Object Notation (JSON) syntax. ASCLIC JSON parser is very strict because one tiny error in the configuration file will stop it from using that file.
Inside the library configuration file, all parameters must be filled correctly and follows JSON syntax. Some of the parameters inside library are library name, input transition, output capacitance, temperature, voltage, netlists and model paths, thresholds, units and cells. Cells parameters are stimuli, type, area and function. Netlist in ASCLIC are parsed by folders, whereby each type of cells must be placed in its designated folder and must not mixed with other types of cells. For example, AND2X1.pex.netlist must be placed inside a folder named AND2X1.
B. Simulation
Prior to simulation, test-bench files will be created for all cells inside library configuration files in a hidden temporary folder named .temp. This test-bench file contains technology model file, simple test-bench circuit for the cell, stimuli and equations. The technology model file is specified by the user in the library configuration file. The simple test-bench circuit contains connection to the original cell in addition to other pins like source, ground, input and output.
For simulation, the process is quite simple. ASCLIC simulator module executes the simulator command with an input to the test-bench file. The simulator will run and if there is no error, the output of the simulator will be generated. To improve performance, ASCLIC get the info about the computer CPU cores and start forking (i.e. task in ASCLIC) and queuing with the following formula.
Max Tasks = (Number of Cores) 2 (1)
The main reason for the square is to push the CPU to the limits so that it uses all its core. Queuing helps to limit the task and add new tasks when old task is completed. Also, at the end of task, the output files are parsed and the values will be stored in the memory. Simulation process completed when there are no more test-bench files present in the temporary folder.
C. Compilation
The compilation process is to combine all the values stores in variables that were created in simulation process into a library .lib file. Strict syntax rules of .lib are based on [10] . Two sections are required to successfully validate it. First the library properties and the second is cells. The basic key and value (i.e. "key: value ;") syntax must correct on every line.
D. Verification
Verification is the process that requires manual invoke to ensure the accuracy and correctness of .lib file calculated values. By using commercial tool, the same standard cell library is characterized to obtain the .lib file. Then, using libdiff tool, both generated .lib from commercial tool and ASCLIC were compared. libdiff is an open source tool that is available on GitHub [11] . The percentage changed [12] between two different .lib files using libdiff was calculated by
where ΔV is the value differences between the timing or power of the same cell in two different .lib files, and V1 is the timing or power value of the cell in .lib resulted by the ASCLIC tools.
At the end of libdiff tool, it shows the average of percentage changes from leakage power, internal power and timing section. Details about the values are discussed in Results section.
III. ASCLIC FRONTEND DESIGN
ASCLIC front-end design is the user interface platform as shown in Fig. 2 . User is required to upload all the necessary files such as netlist, model and configuration via the web interface. Currently, user should upload a compressed file which includes all the required files for the ASCLIC controller to understand. Then, the controller extracts the compressed file and run the backend characterization stages based on the main configuration file. After the characterization process completed, users will receive an email with the attached .lib files.
IV. ASCLIC CPU BENCHMARK
The benchmark was obtained using GNU Time tool to measure the CPU usage, memory usage and execution time. The computer specifications used for this benchmark are 4-cores Intel i5-3380M CPU at 2.90 GHz, 8 GB of RAM, 120 GB SSD and running on Arch Linux with kernel 4.11.2-1-zen. While running the benchmark, the system was kept to the lowest resource without using the desktop environment. All tests were executed in a ZSH terminal for five times and its average was taken.
V. RESULTS ASCLIC was tested to characterize designed standard cells on Silterra 180nm and 130nm technology of different combinational cell functions and of different number of inputs. Also, different process like slow and fast are also compared to the typical process. All results were compared to Synopsys Liberty NCX [1] and the generated liberty file is subjected to ASIC synthesis process using ISCAS'85 benchmark. The results are divided into two parts, characterization accuracy comparison and benchmark performance. 
A. Characterization Accuracy Comparison
Measurements such as leakage and internal power and timing are used to study the characterization accuracy. The generated output file from ASCLIC were compared with files generated by a commercial tool. libdiff was used as the main tools for comparing and obtaining the differences between the two libraries. All data are tabulated as in Table I. Based on Table I , the percentage values changed are very small except for internal power. The relatively large difference on internal power is due to the commercial tool interpolates the measurement results between input stimulus points, while ASCLIC does not implement any interpolation technique.
B. Performance Benchmark
The first performance analysis is about single core and multi core environment. Single core and multi core results were taken from ASCLIC with different tool configuration. The CPU utilization shows more than 100% in Table II . The reason behind this is because GNU Time treats one core as 100%. Thus, the system that runs this benchmark have III cores that make it total of 400%, which is the maximum CPU utilization. ASCLIC will adapt to the system environment whether it is single-core or multi-core CPU by requesting the number of cores in the system using application program interface (API) provided by the operating system.
Comparing ASCLIC performance to the Synopsys Liberty NCX as in Table III , we can observe that ASCLIC execution time, memory usage and CPU utilization are reduced due to efficient multi core implementation. Besides, higher CPU utilization does not always reduce the execution time. This is proven by ASCLIC whereby its CPU utilization is lower than NCX but has lower execution time. This may be due to the software optimization, whereby a complex software like NCX adds overhead to the CPU instructions to process more while ASCLIC uses direct and simple code since start. By doing this approach, ASCLIC has lower CPU instructions that will reduce the total execution time. When comparing between two different process technologies as depicted in Table IV , the values did not differ too large but still noticeable. Both process technologies benefits from the multi core systems implementation.
For different cell inputs, the results showed that when the inputs increased, it also uses more resources and computing power because of cell complexity, configurations and netlist interconnections in the netlists as in Table V .
C. Frontend Testing
ASCLIC has its own frontend system that can be accessed at http://s3oc.upm.edu.my/tools/asclic as illustrate in Fig. 3 . To use this service, user requires special pass or invitation from the administrator. During the testing, this system successfully completed the task and delivers library files to the user via email as shown in Fig. 4 .
D. Synthesis
ASCLIC generated library file was successfully synthesized using circuit ISCAS'85 c432 in 180nm process. Fig. 5 presents the circuit schematic that synthesized by using the generated library file.
VI. CONCLUSION AND FUTURE WORK
In conclusions, ASCLIC is able to characterize standard cell library on Silterra 180nm and 130nm and the results were comparable to the commercial tool. The highest percentage change for 180nm is 0.02729%, 1.26948%, and 0.00128% of leakage power, internal power and timing respectively. For 130nm, the highest percentage change is 0.00172%, 1.92737% and 0.00198% of leakage power, internal power and timing respectively. In addition, ASCLIC uses lower system resources for CPU utilization and shorter execution time.
The future work of this project will be to make the frontend more interactive, implements other newer delay model like ECSM or CCS, add multi-server support, create auto-stimuli generation and support wide range of SPICE simulator. 
